

## PATENT APPLICATION TRANSMITTAL LETTER

(Large Entity)

Docket No. BUR9-2000-0075-US1

### TO THE ASSISTANT COMMISSIONER FOR PATENTS

Transmitted herewith for filing under 35 U.S.C. 111 and 37 C.F.R. 1.53 is the patent application of:

Timothy H. Daubenspeck et al.

For: INSULATIVE CAP FOR LASER FUSING

EL396832258US

**⊠** 2 ☐ A certified copy of a

sheets of drawings.

Certificate of Mailing with Express Mail Mailing Label No.

application.

☑ Declaration

Enclosed are:

Signed.

Unsigned.

Power of Attorney

☑ Information Disclosure Statement

Preliminary Amendment

○ Other: Assignment and Assignment Cover Sheet

### **CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra		Rate	Fee
Total Claims	21	- 20 =	1	×	\$18.00	\$18.00
indep. Claims	3	- 3 =	0	x	\$78.00	\$0.00
Multiple Dependen	t Claims (check	( if applicable)				\$0.00
					BASIC FEE	\$710.00
STATE OF THE PROPERTY OF THE P					TOTAL FILING FEE	\$728.00

A check in the amount of

to cover the filing fee is enclosed.

- ▼ The Commissioner is hereby authorized to charge and credit Deposit Account No. 09-0456(IBM) as described below. A duplicate copy of this sheet is enclosed.
  - ☑ Charge the amount of

\$728.00

as filing fee.

- ☑ Credit any overpayment.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance,

pursuant to 37 C.F.R. 1.311(b).

Dated:

5 October 2000

Howard J. Walter, Ar.

Reg. No. 24,832

**IBM Corporation** 

IP Law Dept. -Zip 972E

1000 River Street

Essex Junction, VT 05452

(802) 769-9555

# APPLICATION FOR UNITED STATES LETTERS PATENT

APPLICANT NAME: Timothy H. Daubenspeck et al.

TITLE: INSULATIVE CAP FOR LASER FUSING

DOCKET NO.: BUR9-2000-0075-US1

INTERNATIONAL BUSINESS MACHINES CORPORATION

### INSULATIVE CAP FOR LASER FUSING

### BACKGROUND OF THE INVENTION

### Technical Field

The present invention relates generally to integrated circuits having fuse elements, and more particularly, to a laser fuse deletion process.

### Related Art

Fuses formed within integrated circuits serve several functions. For example, fuses may be formed within a circuit to provide redundancy. In other words, particular fuses may be deleted or opened to re-route circuitry along alternate pathways in the event of a failure.

Alternatively, fuses may be selectively deleted to form a matrix of opens and shorts unique to that circuit which may easily be recognized by an electrical computer identification system.

Laser fusing processes are typically used to delete specific fuses. During a laser fuse deletion process the fuse structure, including the size, shape and material of the fuse itself, as well as the type and thickness of the

20

15

5

20

material covering the fuse, are of critical importance to the quality of the fuse deletion. Accordingly, it is desirable to optimize any or all of these parameters to enhance the success of the fuse deletion process.

### SUMMARY OF THE INVENTION

The first general aspect of the present invention provides a semiconductor device comprising: a substrate; at least one fuse formed within the substrate; and an etch resistant layer over at least one of the formed fuses.

The second general aspect of the present invention provides a method of forming a fuse structure, comprising: providing a substrate having at least one fuse formed therein; and depositing an etch resistant layer over a surface of the substrate.

The third general aspect of the present invention provides a method of performing a fuse deletion process, comprising: providing a substrate having at least one fuse therein, an etch resistant layer over the fuse and at least one insulative layer over the etch resistant layer; removing a portion of the at least one insulative layer above the fuse to the etch resistant layer; and applying a radiant

5

energy source to the fuse until the etch resistant layer is partially removed.

The foregoing and other features and advantages of the invention will be apparent from the following more particular description of the embodiments of the invention.

### BRIEF DESCRIPTION OF THE DRAWINGS

The embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements, and wherein:

Fig. 1 depicts a cross-sectional view of a related art semiconductor device;

Fig. 2 depicts the related art semiconductor device of Fig. 1 following an etch;

Fig. 3 depicts a cross-sectional view of a semiconductor device in accordance with the present invention; and

Fig. 4 depicts the semiconductor device of Fig. 3 following an etch.

### 20

### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Although certain embodiments of the present invention will be shown and described in detail, it should be understood that various changes and modifications may be made without departing from the scope of the appended claims. The scope of the present invention will in no way be limited to the number of constituting components, the materials thereof the shapes thereof, the relative arrangement thereof, etc. Although the drawings are intended to illustrate the present invention, the drawings are not necessarily drawn to scale.

Referring to the drawings, Fig. 1 shows a crosssectional view of a related art semiconductor device 10,
e.g., a Back-End-of-the-Line (BEOL) integrated circuit, or a
chip as part of a semiconductor wafer 11, wherein the
individual device 10 is eventually separated from the wafer
11 prior to shipping, by cutting along line A. In this
example, the device 10 comprises a substrate 12, having
several metal wiring layers formed therein, of which only
the last metal wiring layer 14 is shown. The metal wiring
layer 14 comprises copper, or other similarly used material.
At least one region of the last metal wiring layer forms a

5

fuse 14A. The remaining regions of the metal wiring layer 14 are electrically connected to contact pads 16 via interconnections 18. The contact pads 16 comprise aluminum, or other similar conductive material. The interconnections 18 comprise tungsten or other similarly used conductive material. The device 10 further includes wiring 20, formed of the same or similar material, and at the same time, as the contact pads 16.

A first insulative layer 22, comprising oxide, located between the metal wiring layer 14 and the contact pads 16, provides electrical insulation between layer 14 and the pads A plurality of insulative layers 24, 26 and 28 are deposited on the surface of the contact pads 16, the wiring 20, and the exposed first insulative layer 22. particular, the second insulative layer 24 comprises oxide, the third insulative layer 26 comprises nitride, and the fourth insulative layer comprises polyimide.

An alignment mark 42 is located within the "kerf" 40, or the space on the wafer 11 between adjacent devices 10. The alignment mark 42, also formed of the metal wiring layer 14, is formed of a similar material as the fuse 14A. alignment mark 42 provides an optical target for a laser

20

during a subsequent laser fuse deletion process (described in more detail *infra*).

A layer of photoresist (not shown) is deposited over the surface of the fourth insulative layer 28. Using a first mask (not shown), openings are patterned within the fourth insulative layer 28 above the contact pads 16, the fuse 14A and the alignment mark 42. Using an appropriate etch process, either a wet etch or a reactive ion etch (RIE), the patterned openings are transferred into the fourth insulative layer 28, stopping at the third insulative layer 26.

As illustrated in Fig. 2, the third 26 and second insulative layers 24 are then etched, using a dry RIE, above the contact pads 16, the fuse 14A and the alignment marks 42. An "over-etch" is then performed to ensure that the surface of the contact pads 16 are thoroughly cleaned, thereby providing sufficient electrical contact. During the over-etch, the second insulative layer 24 etch chemistries are continually performed to remove any excess portions of the second insulative layer 22 over the contact pads 16.

During the over-etch, a portion of the first insulative layer 22 covering the fuse 14A and the alignment mark 42 is

20

also partially removed. Depending upon the duration and location of termination of the over-etch, the amount of remaining first insulative layer 22 covering both the fuse 14A and the alignment mark 42 is non-uniform and often locally too thick to allow successful laser deletion of the fuse link.

The process of etching the first insulative layer 22 requires a great deal of care because removing too much or all of the first insulative layer 22 over the fuse 14A will alter the character of fuse delete for a specific fusing energy and potentially will leave undeleted fuses exposed to the processing and packaging environments. environments are often corrosive to high conductivity metals like copper. Alternatively, removing too little of the first insulative layer 22 may result in the inability of the laser to detect and locate the alignment mark 42, or successfully delete the fuse 14A.

Thereafter, a laser fuse deletion process, which is used to open the fuse 14A, is performed. In particular, an infra-red laser locates the alignment mark 42 within the kerf 40. After the laser locates the alignment mark 42, the controlling software directs the laser to the fuse 14A to be

20

deleted. Thereafter, the laser emits a beam, having a specified amount of energy, through the remaining passivation thickness T covering the fuse 14A and into the fuse 14A. As the laser beam interacts with the metal fuse 14A material, the fuse 14A begins to heat up and expand, forcing the weakest regions surrounding the fuse 14A to rupture or explode. By design, the weakest region is intended to be the passivation thickness T of the first insulative layer 22 over the top of the fuse 14A. Following the rupture, the molten metal within the fuse 14A vaporizes leaving a discontinuity within the metal wiring layer 14, which causes a high electrical resistance in that region of the device 10.

However, depending upon the duration and uniformity of the over-etch the passivation thickness T covering the fuse 14A and the alignment mark 42 may vary. As a result, several problems may arise during the subsequent laser fuse deletion process. For example, if the passivation thickness T of the first insulative layer 22, which covers both the fuse 14A and the alignment mark 42, is too great following the over-etch, the pre-programmed laser may be incapable of locating the alignment mark 42. As a result, the laser will

be unable to locate the fuse 14A and properly perform the fuse deletion, or the laser may perform the fuse deletion in the wrong region of the device 10, and so on. Conversely, if the duration of the over-etch is not closely monitored, the passivation thickness T may be eliminated altogether resulting in a comprised fuse structure.

Additionally, if the passivation thickness T of the first insulative layer 22 covering the fuse 14A is too great the fuse 41A may blow in the wrong direction. For instance, if the passivation thickness T is thicker than the other regions surrounding the fuse 14A, the expansion of the metal within the fuse 14A caused by the laser may result in the fuse 14A blowing out the bottom or sides of the substrate 12, rather than the through the passivation thickness T, as intended. In other words, the greater the passivation thickness T the greater the resistance to expansion as compared to the surrounding areas of the device 10.

Furthermore, the input conditions, including the necessary input power of the laser, the shape and diameter of the laser beam, etc., are programmed based upon the fuse 14A having the greatest predetermined passivation thickness T. However, due to the uneven etching from fuse 14A to fuse

5

14A that may result during the over-etch, some fuse positions will receive excessive laser input energy, which may lead to excessive insulator cracking or substrate damage. This is particularly problematic when the materials below the fuse 14A comprise low-k dielectric materials, which typically exhibit greater processing variability.

Therefore, in order to overcome these and other problems, the present invention carefully controls the passivation thickness above the fuse and alignment mark. Fig. 3 shows a cross-sectional view of a semiconductor device 100 in accordance with the present invention, i.e., a chip as part of a semiconductor wafer 110, wherein the individual device 100 is eventually separated from the wafer 110 prior to shipping, by cutting along line A'. In this example, the device 100 further includes a substrate 112, having several metal wiring layers formed therein, of which only the last metal wiring layer 114 is shown for ease of The metal wiring layer 114 comprises copper, illustration. or other similarly used material. At least one region of the metal wiring layer 114 forms a fuse 114A. The remaining regions of the metal wiring layer 114 are electrically connected to contact pads 116 via interconnections 118.

contact pads 116 comprise aluminum, or other similar material. The interconnections 118 comprise tungsten or other similarly used conductive material. The device 100 further includes wiring 120, formed of the same or similar material, and at the same time as the contact pads 116.

An alignment mark 142 is located within the "kerf" 140, or the space on the wafer 110 between adjacent devices 100. The alignment mark 142 is formed of the metal wiring layer 114, comprising a similar material as the fuse 114A. As described above, the alignment mark 142 provides an optical target for a laser during a subsequent laser fuse deletion process.

During formation of the device 100, an etch resistant or etch stop layer 130 is deposited on the surface of the wafer 100, covering the metal wiring layer 114, and particularly, covering the fuse 114A and the alignment mark 142. The etch stop layer 130 is deposited using a spin-on, CVD, PVD or other similar conventionally used deposition technique. The etch stop layer 130 comprises silicon nitride, or other similar material having a slower etch rate than that of the insulative layers thereabove (the reasons for which will be described in more detail infra). The etch

stop layer 130 is deposited having a thickness of approximately 10-100nm. The etch stop layer 130 provides a uniform remaining passivation thickness T' over both the fuse 114A and the alignment mark 142 for use during the subsequent fuse deletion process.

A first insulative layer 122, comprising oxide, located between the etch stop layer 130 over the metal wiring layer 114, the alignment mark 142 and the contact pads 116, provides electrical insulation between the metal wiring layer 114 and the contact pads 116. A plurality of insulative layers 124, 126 and 128 are deposited on the surface of the device 100 (including the alignment mark 142 within the kerf 140). The second insulative layer 124, comprising oxide or other similar material exhibiting an etch rate similar to that of the underlying first insulative layer 122 (the reasons for which will become more evident below), the third insulative layer 126 comprising nitride, and the fourth insulative layer comprising polyimide, are deposited over the device 100 using known techniques.

A photoresist (not shown) is deposited over the surface of the fourth insulative layer 128. Using a mask (not shown), openings are patterned within the fourth insulative

20

layer 128 above the contact pads 116, the fuse 114A, and the alignment mark 142. Using an appropriate etch process, typically a RIE, or a wet etch, the fourth insulative layer 128 is etched down to the third insulative layer 126 in these patterned areas.

Thereafter, the third insulative layer 126 is etched above the contact pads 116, the fuse 114A and the alignment mark 142, using a dry RIE selective to the material within the third insulative layer 126. Likewise, the second insulative layer 124 is etched over the contact pads 116, the fuse 114A and the alignment mark 142, using a dry RIE selective to the material within the second insulative layer 124.

An "over-etch" is then performed, wherein any excess portions of the second insulative layer 24 are cleaned from the surface of the contact pads 116. Because the first insulative layer 122 comprises material having an etch rate similar to that of the second insulative layer 124, during the over-etch the first insulative layer 122 over the fuse 14A and the alignment mark 142 is etched down to the etch stop layer 130. Regardless of the duration of the over-etch, the etch stop layer 130 will not be removed because

the material within the etch stop layer 130 has a much slower etch rate than that of the first and second insulative layers 122, 124.

Therefore, following the over-etch, all fuses 114A, both on the device 100 and on other devices of the wafer 110, as well as the alignment mark 142, have a uniform passivation thickness T' thereover. In particular, the remaining passivation thickness T' is defined by the approximate deposition thickness of the etch stop layer 130. As mentioned above, this is because the etch stop layer 130 has a slower etch rate than the first insulative layer 122 thereabove, which is removed during the over-etch. Therefore, regardless of the amount of time spent performing the over-etch, or the non-uniformity of the over-etch, the etch stop layer 130 will be minimally etched, if at all, leaving a known, uniform passivation thickness T' comprising the etch stop layer 130. This eliminates the need for the over-etch to be so closely monitored, as previously

During the laser fuse deletion process the laser is able to easily locate the alignment mark 142 because the passivation thickness  $T^\prime$  of the etch stop layer 130

20 ′

required.

5

thereover is thin, thereby providing a clear optical location target. Furthermore, due to the uniformity of the passivation thickness T' over each fuse 114A, stresses caused due to excessive input energy are reduced or eliminated. This is because the laser may be pre-programmed with the appropriate deletion energy required to blow a fuse 114A through a passivation thickness T' that is approximately uniform from fuse 114A to fuse 114A.

It should be understood that the present invention has been illustrated and described in conjunction with an additional electrical feature, namely, contact pads 116, only as an example. It is in no way intended to be limited by the above description. Rather, the present invention is also intended for use alone or in combination with various other features.

While this invention has been described in conjunction with the specific embodiments outlined above, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the embodiments of the invention as set forth above are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the

invention as defined in the following claims.

### CLAIMS

We claim:

- 1 1. A semiconductor device comprising:
- 2 a substrate;
- at least one fuse formed within the substrate; and
- an etch resistant layer over the at least one fuse.
  - 2. The semiconductor device of claim 1, further comprising an alignment mark formed on the substrate at a location spatially removed from the fuse.
  - 3. The semiconductor device of claim 2, wherein the alignment mark further comprises the etch resistant layer thereover.
  - 4. The semiconductor device of claim 2, wherein the fuse and the alignment mark are formed within a metal wiring layer of the device.
- 5. The semiconductor device of claim 1, further comprising
- at least one insulative layer above the etch resistant
- 3 layer.

- 1 6. The semiconductor device of claim 5, wherein the etch
- 2 resistant layer has a slower etch rate than that of the at
- 3 least one insulative layer thereabove.
- 7. The semiconductor device of claim 1, wherein the etch
- 2 resistant layer comprises silicon nitride.
  - 8. The semiconductor device of claim 1, wherein the etch resistant layer has a thickness of approximately 10-100 nm.

- 9. A method of forming a fuse structure, comprising:
- 2 providing a substrate having at least one fuse formed
- 3 therein; and
- 4 depositing an etch resistant layer over a surface of
- 5 the substrate.
- 1 10. The method of claim 9, further comprising providing an
- alignment mark formed within the substrate at a location
- spatially removed from the fuse.
  - 11. The method of claim 9, wherein the etch resistant layer comprises silicon nitride.

3

4

5

- 1 12. A method of performing a fuse deletion process,2 comprising:
  - providing a substrate having at least one fuse therein, an etch resistant layer over the fuse and at least one insulative layer over the etch resistant layer;
  - removing a portion of the at least one insulative layer above the fuse to the etch resistant layer; and

applying a radiant energy source to the fuse until the etch resistant layer is partially removed.

- 13. The method of claim 12, further comprising providing an alignment mark formed within the substrate having the etch resistant layer and at least one insulative layer thereover.
- 14. The method of claim 13, wherein the fuse and the alignment mark are formed within a metal wiring layer of the substrate.

- 1 15. The method of claim 13, further comprising removing a
  2 portion of the at least one insulative layer above an
  3 electrical feature and the alignment mark while removing the
  4 at least one portion of the at least one insulative layer
  5 above the fuse.
  - 16. The method of claim 12, wherein removing a portion of the at least one insulative layer further comprises etching the insulative layer.
    - 17. The method of claim 12, wherein applying a radiant energy source further comprises emitting a laser beam into the fuse.
    - 18. The method of claim 13, further comprising:
    - locating the alignment mark with the radiant energy source; and
- locating the fuse based upon the location of the alignment mark.


- 1 19. The method of claim 13, wherein the etch resistant layer
- 2 provides a uniform passivation thickness over the fuse and
- 3 the alignment mark.
- 1 20. The method of claim 12, wherein the etch resistant layer
- 2 comprises silicon nitride.
- 21. The method of claim 19, wherein the etch resistant layer has a thickness of approximately 10-100 nm.

### INSULATIVE CAP FOR LASER FUSING

### ABSTRACT OF THE DISCLOSURE

A semiconductor device having at least one fuse and an alignment mark formed therein. An etch resistant layer over the surface of the fuse and alignment mark, which provides a uniform passivation thickness for use in conjunction with laser fuse deletion processes.

1/2 Daubenspeck et al. BUR9-2000-0075-USI HJW



Express Mail Label No. EL396832258US

Page 1 of 4

Docket No. BUR9-2000-0075-US1

# **Declaration and Power of Attorney For Patent Application English Language Declaration**

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

INSULATIVE CAP FOR LASER FUSING

THE STATE OF THE S

the specification of	which		
(check one)			
図 is attached here	eto.		
was filed on	·····	as United States Application No.	or PCT International
Application Nun	nber		
and was amend	led on		
		(if applicable)	
		derstand the contents of the above mendment referred to above.	identified specification,
Section 1.56.  I hereby claim fore Section 365(b) of a any PCT Internation listed below and ha	eign priority benefits un any foreign application(s nal application which de ove also identified below e or PCT International a	lity as defined in Title 37, Code of order Title 35, United States Code, s) for patent or inventor's certificate signated at least one country other to, by checking the box, any foreign application having a filing date before	Section 119(a)-(d) or e, or Section 365(a) of than the United States, pplication for patent or
Prior Foreign Applic	cation(s)		Priority Not Claimed
(Number)	(Country)	(Day/Month/Year Flied)	٥
		(Day/Month i Car i nea/	
(Number)	(Country)	(Day/Month/Year Filed)	_
(Number)	(Country)	(Day/Month/Year Filed)	
DD 64 M 6D (Madified)		POZ/REVOZ Patent and Trademark (	Office-U.S. DEPARTMENT OF COMM

3	•		Docket	NO.	BUR9-2000-0010-001
express	Mail	#EL39683225605	Docker	210 -	BURY-SUUU-UU 13-031

I hereby claim the benefit under application(s) listed below:	35 U.S.C. Section 119(e)	of any United States provisional
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
(Application Serial No.)	(Filing Date)	
I hereby claim the benefit under 35 Section 365(c) of any PCT Internation insofar as the subject matter of each United States or PCT International at U.S.C. Section 112, I acknowledge Office all information known to me Section 1.56 which became available or PCT International filing date of this (Application Serial No.)	onal application designating to of the claims of this application in the manner prothe duty to disclose to the U to be material to patentability between the filing date of the control of	the United States, listed below and, ication is not disclosed in the prior ovided by the first paragraph of 35 inited States Patent and Trademark ity as defined in Title 37, C. F. R.,
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
(Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Express Mail #EL396832258US Docket No. BUR9-2000-0075-US1

Page 3 of 4

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Mark F. Chadurjian-30,739

Joseph C. Redmond, Jr.-18,753

Richard A. Henkler-39,220

Richard M. Kotulak-27,712

James M. Leas-34,372

William D. Sabo-27,465

Eugene L Shkurko-36,678

Robert A. Walsh-26,516

Howard J. Walter, Jr.-24,832

Christopher A. Hughes-26,914

Edward A. Pennington-32,588

John E. Hoel-26,279

The Control

**6** ....

Send Correspondence to: Customer No. 5409

Direct Telephone Calls to: (name and telephone number)

Kristen L. Ashdown-(\$18) 220-1850

Full come of sale or first investment

Same as Residence

Timothy H. Daubepspeck	
Sole prinst inventor's signature	Date Scot 22, 2000
Residence // 160 Pine Meadow Drive, Colchester, VT 05446	
Citizenship USA	
Post Office Address	

Full name of second inventor, if any	
Thomas L. McDevitt	
Satisfied inflentors standards —	SEPT. 25, 2000
Residence 35 Maple Ridge Road, Underhill, VT 05489	
Citizenship USA	
Post Office Address	

Same 25 Residence

Express MAil #EL396832258US Docket No. BUR9-2000-0075-US1

Page 4 of 4

William T. Motsiff	Date -
Third inventor's signature  William 7- William 1	21 Sept 2000
Residence 10 Tanglewood Drive, Essex Junction, VT 05452	
Citizenship	
USA	
Post Office Address Same as Residence	
Full name of fourth inventor, If any	
Heary A. Nye, III	
Fourth Inventor's signature	Date
Résidence 196 Whisconier Road, Brooksield, CT 06804	500 2000
Citizenship USA	
Post Office Address Same as Residence	
Full name of lifth inventor, if any	
Fifth inventor's signature	Date
Residence	
Citizenship	
Post Office Address	
Full name of sixth Inventor, if any	
Sixth inventor's signature	Date
Residence	
Citizenship	
Post Office Address	